First IC Validation of IEEE Std. 1149.6

نویسندگان

  • Suzette Vandivier
  • Mark Wahl
  • Jeff Rearick
چکیده

This paper provides proof of concept for the newly-approved 1149.6 standard by investigating the first silicon implementation of the test receiver. EXTEST and EXTEST_PULSE tests were applied to functional channels as well as channels with a set of externally-induced hard defects. All valid signals were correctly received, and all defects were detected, thus validating both 1149.6’s anticipated backwards compatibility with 1149.1 and fault coverage. Mission-mode tests showed no performance degradation due to the test circuits. Characterization across PVT of the test receiver suggests 1149.6’s robustness with respect to noise. Index Terms – 1149.6, test receiver.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

IEEE Std 1149.6 Implementation for a XAUI-to-Serial 10-Gbps Transceiver

The design, implementation and verification of IEEE Std 1149.6 IP for a transceiver manufactured with 90 nm technology and using Current Mode Logic (CML) are challenging because (i) CML has high operating frequency, (ii) CML has very low operating voltage range, and (iii) CML is inherently a differential type of circuitry. This paper describes how major building blocks of IEEE Std 1149.6 IP—suc...

متن کامل

Design and Implementation of IEEE 1149.6

This paper describes the process of implementation of IEEE 1149.6 to an existing commercial high-speed interface device. The first part explains the circuit design decisions made during the definition phase. The insertion of the test circuitry had to be carefully implemented to co-exist with the mission mode circuitry. The second part describes the effect of the test circuit on the high-speed m...

متن کامل

IEEE 1149.6 - A Practical Perspective

The IEEE 1149.6 standard was approved in March of 2003. The standard extends the capability of the IEEE 1149.1 standard to include AC-coupled and/or differential nets. These nets are predominant in new, multi-gigabit serial technology. This paper will present a short overview of the 1149.6 standard and the issues that it addresses. The paper will then discuss design, verification and test consi...

متن کامل

IEEE Guide for Software VeriÞcation and Validation Plans

Guidance in preparing Software Verification and Validation Plans (SVVPs) that comply with IEEE Std 1012-1986 are provided. IEEE Std 1012-1986 speciÞes the required content for an SVVP. This guide recommends approaches to VeriÞcation and Validation (V&V) planning. This guide does not present requirements beyond those stated in IEEE Std 1012-1986.

متن کامل

A Novel Optimized JTAG Interface Circuit Design

This paper describes a novel optimized JTAG interface circuit between a JTAG controller and target IC. Being able to access JTAG using only one or two pins, this circuit does not change the original boundary scanning test frequency of target IC. Compared with the traditional JTAG interface which based on IEEE std. 1149.1, this reduced pin technology is more applicability in pin limited devices,...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003